Programming FPGAs: Getting Started with Verilog
<span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><p class="MsoNormal" style="MARGIN: 0in 0in 10pt"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"></span></span></span></span></span></p><p class="MsoNormal"><span style="font-size:12.0pt;line-height:107%;font-family:"Times New Roman",serif"><b>Publisher's Note: Products purchased from Third Party sellers are not guaranteed by the publisher for quality, <span style="white-space:pre"></span>authenticity, or access to any online entitlements included with the product.</b><o:p></o:p></span></p><p class="MsoNormal" style="MARGIN: 0in 0in 10pt"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; mso-fareast-font-family: "Times New Roman""><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><b style="mso-bidi-font-weight: normal"><i style="mso-bidi-font-style: normal"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; mso-fareast-font-family: "Times New Roman""><br></span></i></b></span></span></span></span></span></span></span></span></p><p class="MsoNormal" style="MARGIN: 0in 0in 10pt"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; mso-fareast-font-family: "Times New Roman""><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><b style="mso-bidi-font-weight: normal"><i style="mso-bidi-font-style: normal"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; mso-fareast-font-family: "Times New Roman"">Take your creations to the next level with FPGAs and Verilog</span></i></b></span></span></span></span></span></span></span></span></p><p class="MsoNormal" style="MARGIN: 0in 0in 10pt"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"><span style="FONT-SIZE: 12pt; FONT-FAMILY: "Times New Roman","serif"; LINE-HEIGHT: 115%"></span></span></p></span>