Designing Digital Systems With SystemVerilog (v2.0)

Designing Digital Systems With SystemVerilog (v2.0)

This is an introductory textbook on digital logic and digital systems design where the SystemVerilog language is interwoven throughout the text. This provides both new learners as well as existing digital logic designers a full introduction to SystemVerilog and its use for designing digital systems.