Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)
Product Description
Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)
This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
Technical Specifications
You might also like
Static Timing Analysis for Nanometer Designs: A Practical Approach
VLSI Physical Design: From Graph Partitioning to Timing Closure
Digital Logic RTL & Verilog Interview Questions
Advanced Chip Design, Practical Examples in Verilog
Verilog by Example: A Concise Introduction for FPGA Design
Practical Programming in Tcl and Tk (4th Edition)
An ASIC Low Power Primer: Analysis, Techniques and Specification
The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology
PCI Express System Architecture
PCI Express Technology 3.0