ASIC/SoC Functional Design Verification
Product Description
ASIC/SoC Functional Design Verification
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.<p></p>
Technical Specifications
You might also like
Cracking Digital VLSI Verification Interview: Interview Success
Logic Design and Verification Using SystemVerilog (Revised)
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design
The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology
Verilog by Example: A Concise Introduction for FPGA Design
SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications
Digital Logic RTL & Verilog Interview Questions
Formal Verification: An Essential Toolkit for Modern VLSI Design